ligo-ex ligo-ds
  Richardson Lab Experimental Log  Not logged in ELOG logo
Entry  Thu Nov 2 17:14:36 2023, Shane, Jon , Update, CDS, CyMAC set up permanentized  cymac_chassis_back.jpegcymac_chassis_back2.jpegcymac_chassis_front.jpegfinal_connections_back_of_power_supply.jpegpower_supply_back.jpeg
    Reply  Mon Nov 13 11:23:54 2023, Jon , Update, CDS, CyMAC testing Cymac_GDS_Diagnostics.png
Message ID: 254     Entry time: Thu Nov 2 17:14:36 2023     Reply to this: 265
Author: Shane, Jon  
Type: Update 
Category: CDS 
Subject: CyMAC set up permanentized  
CyMAC connections have been finalized and made permanent. Also tested voltages, which are all looking good.

Warning: power is on. Do not touch power supply terminals or screws connected to grounding cables (see attached images 4 and 5; green wires on back of power supply with black and yellow covers, and exposed positive and negative terminals on back of power supply).

Also established connections from Anti-Aliasing chassis to ADC adapter board, Anti-Imaging chassis to DAC adapter board, and binary in/out chassis to BIO card, all mounted within Cymac host computer. Turned on CyMAC and ran test model, received error message likely pointing to timing signal not being successfully passed to the adapter boards. Next steps are checking to make sure correct timing signal is actually being output, and then checking internal ribbon cable in host chassis, which is another potential cause of the error.
Attachment 1: cymac_chassis_back.jpeg  2.538 MB  | Hide | Hide all | Show all
cymac_chassis_back.jpeg
Attachment 2: cymac_chassis_back2.jpeg  2.615 MB  | Hide | Hide all | Show all
cymac_chassis_back2.jpeg
Attachment 3: cymac_chassis_front.jpeg  3.012 MB  | Hide | Hide all | Show all
cymac_chassis_front.jpeg
Attachment 4: final_connections_back_of_power_supply.jpeg  2.535 MB  | Show | Hide all | Show all
Attachment 5: power_supply_back.jpeg  2.820 MB  | Show | Hide all | Show all
ELOG V3.1.3-7933898